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DPR: Dynamic Partial Reconfiguration 
 Reduced hardware resource utilization 
 Reduced reconfiguration latency 
 Improved design efficiency  
Supporting technologies 
 Bare-metal application 
 Existing OS extention (Linux): RAMPSoCVM   
 Embedded OS: CAP-OS, ReconOS 
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Object:  Microkernel-supported ARM-FPGA platform  
Advantages:  
Higher security level: completely isolated environment 
Smaller trust computing base (TCB) than traditonal OS 
Mixed criticals: hard/soft/non real-time applications   
 
ARM FPGA 
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Zynq-7000 All programmable SoC 
Dual core ARM 
Cortex-A9 (Single 
processor currently) 
512MB DDR 
AXI bus based PS/PL 
Interface 
Processor Config 
Access Port (PCAP) 
 PS (Processing System) 
 PL (Programmable Logic) 
Guest 
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Proposed Architecture 
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Hardware tasks 
Func Bitstream file 
HW task1 FFT-512 Hwt1.bit 
HW task2 FFT-1024 Hwt2.bit 
HW task3 GSM Hwt3.bit 
…. …. …. 
DDR 
EMPTY 
HW  
Task1 
HW  
Task3 HW  
Task2 
PCAP 
DMA 
FPGA 
PRR1 PRR2 PRR3 
Container: PRR (Partial Reconfig 
Region) 
Stored by DDR Memory 
Download by DMA transfer 
through PCAP 
Reconfig. overhead is linearly 
correlated  to PRR size, which 
means predictable latency of hw 
task switch. 
Proposed Platform  
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Proposed Architecture 
 Hardware tasks 
Communication Interface 
PRR controller 
Guest 
PCAP 
DMA 
HW task 
Manager 
HW  
Task1 
HW  
Task2 
HW  
Task3 
ARM 
Partial Reconfiguration Regions (PRR) 
PRR Controller 
HW task data 
AXI_HP AXI_GP 
Microkernel 
DDR 
T1 T2 T3 T4 
PS 
PL 
Interconnect 
Proposed Platform  
7/18 
Communication Interface 
 
 AXI_GP: Control HW task behaviors 
 AXI_HP: High speed data exchange 
DDR 
HW  
Task1 
HW  
Task2 
AXI_GP 
DMA 
FPGA 
PRR1 PRR2 
AXI_HP 
ARM AXI_GP AXI_HP 
Number 2 4 
Mode Master Slave 
Access Unified  
Addr space 
DMA 
Throughput 600MB/s 1200MB/s 
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Proposed Architecture 
 Hardware tasks 
Communication Interface 
PRR controller & synchronization 
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PRR Controller Structure 
 
 Cooperate with HW task manager 
 Configue HW task parameters: 
DMA address, data size 
Working mode 
 Generate HW task  Synchronization 
IRQ 
 Monitor HW switch  
HW task 
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PRR Controller 
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PRR Controller Monitor 
 
 Cooperate with HW task service 
to Monitor HW switch.   
Guarantee the HW task security, 
avoiding invalid data output and 
undesired task state. 
FPGA 
HW task 
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HW  
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PRR Controller 
T1 ready? (n) 
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Microkernel Architecture 
11/18 
 Small TCB Size ( Kernel: 8 KLOC; User environment: 3 KLOC) 
 De-privileged C Library to handle privileged operations: Cache, page table  
 Bootloader for guest OS/Applications (User Server) 
 Separate virtual address spaces for kernel and guests 
 Specific Priority-based round-robin scheduling  
Mini-NOVA  Microkernel 
Guest 1 Guest 2 
User 
Server 
De-privilege  
C Library 
Guest 3 
HW task 
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Isolated virtual address spaces 
 
PL0 Host/User/FPGA 
PL1 Host/User 
PL2 Host 
Mix PL1/PL2 
Unmapped 
Mini-NOVA  Privilege Level (PL)   
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Mini-NOVA  
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Except Vector 
0xC1400000   
0xE0000000   
0xFE000000   
0xFFFF0000   
0xFFFF1000   
0x00000000   
 
 
 
 
 
 
 
 
 
 
User space 
Peripherals 
Kernel 
Except Vector 
HW task data 
 
 
 
 
 
User space 
Peripherals 
Except Vector 
Bitstreams 
FPGA Space 
Kernel 
HW  
Task 
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Priority-based scheduling 
 
Prio 1  
Prio 2  HW task Manager 
Guest 1 Guest 2 Guest 3 
Prio 1  
Prio 2  
Guest 1 Guest 2 Guest 3 
HW Manager Enqueue() 
HW Manager Dequeue() 
Round-Robin 
Preemptive 
Functions: 
 HW Manager Enqueue(): Add the 
HW task manager into the run 
queue and preempt lower prio 
HW Manager Dequeue(): Remove 
the EC of the HW task manager 
from the run queue 
 reschedule():  Update the 
schedule and dispatch the highest 
priority EC 
Scheduling Principle: 
HW task requires tighter time 
constrain (hard real-time)  
Quick response for the HW task 
management should be  guaranteed 
Microkernel Architecture 
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HW Task Manager 
 HW tasks’ switch/config is isolated from other 
guests, should be done by the HW task manager. 
This mechanism is to ensure the security of the 
FPGA fabric. 
Process flow: 
1) Guest’s System call (hw task id, args) 
2) Check HW task ready/args 
3) Switch/Configure hw task 
4) Return to guest 
 
 
Guest 
HW task 
manager 
PRR Controller 
HW  
Task3 
HW  
Task 
Syscall  
 (ID,args) 
Return: 
Success/Suspend/Error  
Check 
(Ready?/Args)  Config(Args) 
PCAP 
Mini-NOVA Guest Switch  
 
Enqueue  Dequeue  
HW  
Task2 
Syscall_HW_Manager  
(HW task id,  arg01, arg02, arg03) 
T2.bit 
Case study and analysis 
15/18 
Case Description 
 
Proposed scenario: 
Computing system within a mobile wireless terminal, which is capable of dynamically 
change its configuration in order to obtain the best level of performances according to 
the channel conditions. 
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Implementation  
t1: Syscall HW Manager; 
t2: PCAP Start, 
     HW Manager dequeue; 
t3: PCAP Done; 
t4: Data frame over. 
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Modulation and IFFT execute in 
pipeline, the reconfiguration will 
casue a suspension.  
To minimize the significant time 
overhead  we proposed a multiple-
path structure.  
Channel Sensor 
PCAP Trans 
FFT-512 (PRR1) 
FFT-8192 (PRR2) 
HW task manager 
 
PS    
PL    
t1   t2   t3   t4   
 Pipeline suspension 
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Results & Analysis 
 
Reconfig Overhead: 
Pipeline suspension: 0.168 ms (8096 points FFT). 
Task name Type Execution Time(ms) Reconfig.Time(ms) Resource Usage 
ChannelSensor  SW 3 no no 
HW Manager  SW 0,0096 no no 
Guest Switch SW 0,00232 no no 
QAM (4/16/64)    HW 0,09-0.03(1 frame) 0.231  2% 
IFFT (256-8192)  HW  0,006-0,168(1 frame)  2.72  13% 
35% 
  ≈60% 
FPGA Utilization rate  
with / w/o DPR 
Frame size: 18,800 bits 
FPGA Freq: 100MHz 
ARM Freq:   660MHz 
Conclusions 
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• An ARM based microkernel is bulit on Zynq-7000 architecture.  
 
• Propose hardware task manager and PRR/PRR Controller to support DPR. 
 
• Apply seperate memory space and multiple access privileges to improve the 
system security, especially for FPGA access. 
 
• Use priority-based round-robin scheduling to guarentee run-time hw task 
management. 
 
• Perspectives: 
 Further virtualization with Linux and other RTOS; 
 Performance evaluation with standard benchmarks. 
 
Thank you for your attention! 
XIA Tian 
INSA, IETR, France 
EWiLi'14, Lisboa, Portugal 
2014-11-13 
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Proposed Architecture 
 Hardware tasks 
Communication  
PRR controller 
PRR: Partial Reconfiguration Region 
 
 
Microkernel Architecture 
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Priority-based scheduling 
 
Mini-NOVA  Microkernel 
Guest 1 
(Prio 1) 
Guest 2 
(Prio 1) 
Guest 3 
(Prio 1) 
HW task 
Manager 
(Prio 2) 
 
 
Mini-NOVA   
EC 1 EC 2 EC 3 
Execution Context (EC):  
 CPU/FPU register state 
 Coprocessor state 
 Page Table Address (TTBR) 
 Scheduling Priority 
EC HW   
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HW Task Manager 
 HW tasks’ switch/config is isolated from other 
guests, should be done by the HW task manager. 
This mechanism is to ensure the security of the 
FPGA fabric. 
Process flow: 
1) Guest’s System call (hw task id, args) 
2) Check HW task ready/args 
3) Switch/Configure hw task 
4) Return to guest 
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Syscall_HW_Manager (HW task id,  arg01, arg02, arg03) 
Arguments: 
(HW task ID, args ) 
HW task  
exist? 
Ready for  
Reconfig? 
Dequeue 
(suspend) 
PCAP 
transfer 
Args Legal? 
Transfer 
args 
Dequeue 
(success) 
Start Init Dequeue(wait) 
Initialization  Processing Loop 
Syscall_HW_manager(ID, args) IRQ_PRR_Ready 
N 
N 
Y 
Y Y 
Dequeue 
(error) 
N 
HW  
Task1 
HW  
Task2 
Guest 1 HW task 
Manager 
Wait Wait 
Reschedule 
Reschedule 
